Model-Based Testing

--- Principles, Methods, and Tools

(based on the slides of Brian Nielsen and Jan Tretmans)





- Overview
- Finite State Machine (FSM)-based testing
- Labelled Transition System (LTS)-based testing
- Model-Based Real-time System Testing --- The Uppaal Approach
- Tools for Model-Based Testing
- Summary

The Nature of Testing



IUT: the Implementation Under Test

Towards Model-Based Testing

- Increase in complexity, and quest for higher quality software
 - testing effort grows exponentially with complexity
 - testing cannot keep pace with development
- Ever-changing requirements
 - model-based development
- Checking software quality
 - practice: testing ad hoc, too late, expensive, lot of time
 - research: formal verification proofs, model checking, ...
 , with disappointing practical impact

Towards Model-Based Testing (cont'd)

- Model-based testing has potential to combine
 - practice testing
 - theory formal methods
- Model-Based Testing:
 - generating tests from a (formal) model / specification
 - state model, pre/post, CSP, Promela, UML, Spec#,
 - testing with respect to a (formal) model / specification
 - promises better, faster, cheaper testing:
 - algorithmic generation of tests and test oracles, with tool support
 - formal and unambiguous basis for testing
 - measuring the completeness of tests
 - maintenance of tests through model modification

A Model-Based Development Process



Formal Verification





A Taxonomy of Model-Based Testing



[Mark Utting 2006]





FSM example (Mealy machine)



condition		effect	
current state	input	output	next state
q ₁	coin	-	q ₂
q ₂	coin	-	q ₃
q ₃	cof-but	cof	q ₁
q ₃	tea-but	tea	q ₁

Inputs = {cof-but, tea-but, coin} Outputs = {cof,tea} States: {q₁,q₂,q₃} Initial state = q₁ Transitions= { (q₁, coin, -, q₂), (q₂, coin, -, q₃), (q₃, cof-but, cof, q₁), (q₃, tea-but, tea, q₁) }



A Formal Definition

The Mealy Machine is 5-tuple

 $M = (S, I, O, \delta, \lambda)$

S finite set of states

- I finite set of inputs
- O finite set of outputs
- $\delta: S \times I \rightarrow S$ transfer function
- $\lambda: S \times I \rightarrow O$ output function

Natural extension to sequences : δ : $S \times I^* \rightarrow S$

 λ : S × I^{*} \rightarrow O^{*}

Basic Concepts

- Two states s and t of FSM are (language) equivalent iff
 - s and t accept same language
 - have same traces: tr(s) = tr(t)
- Two Machines MO and M1 are equivalent iff the two initial states of them are equivalent
- A minimized (or reduced) M is one that has no equivalent states
 - for no two states s,t, s!=t, s equivalent t

Fundamental Results

- Every FSM may be determinized accepting the same language.
- For each FSM there exists a languageequivalent minimal deterministic FSM.
- FSM's are closed under \cap and \cup
- FSM's may be described as regular expressions (and vice versa)

Conformance Testing



Given: a specification FSM M_S

a (black-box) implementation FSM M_I

Task: To determine whether M_{I} conforms to M_{S}

i.e., M_I behaves in accordance with M_S

i.e., whether outputs of M_I are the same as of M_S

i.e., whether the reduced M_I is equivalent to M_S

Today we assume:

- Deterministic Specifications
- SUT is an (unknown) deterministic FSM (the testing hypothesis)

Some Restrictions

FSM restrictions:

 $M = (S, I, O, \delta, \lambda)$

- deterministic

 $\delta: S \times I \rightarrow S \text{ and } \lambda: S \times I \rightarrow O \text{ are functions}$ (rather than ordinary "relations")

- completely specified

 $\delta: S \times I \rightarrow S$ and $\lambda: S \times I \rightarrow O$ are *complete* functions

(empty output is allowed; sometimes implicit completeness)

- strongly connected

from any state any other state can be reached

- reduced

there are no equivalent states





Desired Properties

- Nice, but rare / problematic
 - "status" message: Assume that tester can enquire implementation for its current state (reliably!!) without changing state
 - reset: reliably bring IUT to the initial state
 - set_state(): reliably bring IUT to a specified state



FSM Testing

- Test with paths of the (specification) FSM •
 - A path is <u>a sequence of inputs</u> with expected outputs -
 - (cf. path testing as white-box technique)
- Infinitely many paths : how to select? •

Different strategies :	To find a path or a set of paths to cover all the states in the FSM
------------------------	--

- test every state : state coverage (of specification !) -
- test every transition : transition coverage -
 - test output of every transition

...

test output + resulting state of every transition

To find a path or a set of paths to cover all the transitions in the FSM

A Coffee Machine FSM (Mealy)



State Coverage

• Make State Tour that covers every state (in spec)



Test sequence : coin? token? coffee?

Transition Coverage

• Make *Transition Tour* that covers every transition (in spec)



Test input sequence :

reset? coffee? coin? coffee? coin? coin? token? coffee? token? coffee? coin? token? coffee?

FSM Transition Tour

• Make Transition Tour that covers every transition (in spec)



FSM Transition Testing

Make test case for every transition in SPEC separately:



- Test transition "S1 --a?/x!--> S2":
 - 1. Go to state S1
 - 2. Apply input a?
 - 3. Check output x!
 - 4. Verify state S2 (optionally)
- Test purpose: "Test whether the system, when in state S1, produces output x! on input a? and goes to state S2"



- "go to state S5" depends on the "set_state()" method
- What if no "set_state()" method available?
 - use the "reset" method if available
 - go from SO to S5 (always possible because of determinism and completeness)
 - or, use synchronizing sequence to bring machine to a particular known state, say SO, from any state

(but synchronizing sequence may not exist <u></u>)

A synchronizing sequence <u>of state s</u> brings the FSM from any state to state <u>s</u>.

synchronizing sequence : token? coffee?



To test token? / coin! : go to state 5 by : token? coffee? coin?





"status" message: Assume that tester can ask implementation for its current state (reliably!!)



- No "status" message??
 - State identification: What state am I in?
 - State verification: Am I in state s?
 - Apply sequence of inputs in the current state of the FSM such that <u>from the outputs</u> we can
 - identify that state where we started (state identification), or
 - verify that we were in a particular start state (state verification)
 - Different kinds of sequences
 - UIO sequences (Unique Input Output sequence)
 - Distinguishing sequence (DS)
 - W-set (characterizing set of sequences)
 - UIOv
 - SUIO
 - MUIO
 - Overlapping UIO

State check :

UIO: each state has its own input sequence that produces different outputs when applied in other states.

- UIO sequences (verification)
 - sequence x_s that distinguishes state s from all other states : for all $t \neq s$: $\lambda(s, x_s) \neq \lambda(t, x_s)$
 - each state has its own UIO sequence
 - UIO sequences may not exist
- Distinguishing Sequence (identification)

DS: special UIO such that it is a UIO for all states!!

- sequence x that produces different output for <u>every</u> state : for all pairs t, s with $t \neq s$: $\lambda(s, x) \neq \lambda(t, x)$
- a distinguishing sequence may not exist
- W set of sequences (identification)
 - set of sequences W which can distinguish any pair of states : for all pairs $t \neq s$ there is $x \in W$: $\lambda(s, x) \neq \lambda(t, x)$
 - W set always exists for reduced FSM



Transition Testing- 2: DS

DS: special UIO such that it is a UIO for all states!!16



DS sequence: token?	output state 0 : -
	output state 5 : coin!
	output state 10 : token!

Transition Testing - 2: done

•To test token? / coin! :

go to state **5** : token? coffee? coin? give input token? check output coin! apply <u>UIO of state 10</u> : coffee? / coffee!



Test case : token? / * coffee? / * coin? / - token? / coin! coffee? / coffee!



- 9 transitions / test cases for coffee machine
- if end-state of one test case corresponds with start-state of next test case then concatenate
- different ways to optimize and remove overlapping / redundant parts
- there are (academic) tools to support this
FSM Transition testing: further results

- Test transition "S1 --a?/x!--> S2":
 - 1. Go to state S1
 - 2. Apply input a?
 - 3. Check output x!
 - 4. Verify state 52
- Checks every output fault and transfer fault (to existing state)
- If we assume that

the number of states of the implementation machine $M_{\rm I}$ is less than or equal to

the number of states of the specification machine $M_{\rm S_{\rm c}}$

then testing all transitions in this way

leads to equivalence of reduced machines,

i.e., complete conformance

• If not: exponential growth in test length in number of extra states in $M_{\rm I}.$

Labelled Transition System (LTS)-Based Tetsing



Labelled Transition Systems

- Labelled Transition System (LTS)
 - Transition system labelled with (input, output, or internal) actions
 - A very basic model for describing system behavior
- Different from FSM
 - FSM is required to be "deterministic" and "complete"
 - FSM has always alternation between inputs and outputs
 - LTS is more fundamental, more naive and simpler

though sometimes they may be "-"

- LTS better supports the descriptions of non-determinancy, concurrency and composition
- LTS serves as underlying semantics model for many other formalisms (including timed models)

An example LTS



Input-Output LTS (IOLTS)

- Special kind of LTS: *Input-Output Labelled Transition System* - IOLTS
 - distinction between outputs (!) and always-enabled inputs (?)
 - implementations modelled as IOLTS
- IOLTS with variables equation solver for $y^2 = x$:





Conformance Relation

- Assume that the Implementation Under Test (IUT) is a black box
 - The internal state and internal actions of IUT are unobservable
 - We can observe the external actions of IUT from its interface
- Whether the behavior of IUT conforms to those specified by the specification model?
- input/output conformance ("ioco")
 - for the IUT:
 - do what are **required** to do, and
 - never do what are forbidden to do



i conforms-to s ?? (a)



[Jan Tretmans]

i conforms-to s ?? (b)



[Jan Tretmans] 44/ 124

i conforms-to s ?? (c)



i conforms-to s ?? (d)



[Jan Tretmans].

Tretman's ioco-coformance

The conformance relation widely used for black-box LTS-based testing of (untimed) reactive systems

i ioco s =_{def} $\forall \sigma \in Straces(s)$: *out* (i after σ) \subseteq *out* (s after σ)

Straces (s) = {
$$\sigma \in (L \cup \{\delta\})^* \mid s \stackrel{\sigma}{\Longrightarrow}$$
 }

 $p \text{ after } \sigma = \{ p' \mid p \xrightarrow{\sigma} p' \}$

$p \xrightarrow{\delta} p$ iff $\forall o! \in L_U \cup \{\tau\}$: p .		L _u is t actior
---	--	-------------------------------

 $L_{\rm u}$ is the subset of output actions of L

$$out(P) = \{ o! \in L_U \mid p \xrightarrow{o!} p \in P \}$$
$$\cup \{ \delta \mid p \xrightarrow{\delta} p, p \in P \}$$

[Jan Tretmans].

ioco: intuitively

i ioco s =_{def} $\forall \sigma \in Straces(s)$: *out* (i after σ) \subseteq *out* (s after σ)

Intuition:

i ioco-conforms to s, iff

- if i produces output x after trace σ , then s can produce x after σ
- if i cannot produce any output after trace σ , then s cannot produce any output after σ (*quiescence*)

ioco-conformance (a)

i ioco s =_{def} $\forall \sigma \in Straces(s)$: *out* (i after σ) \subseteq *out* (s after σ)



ioco-conformance (b)

i ioco s =_{def} $\forall \sigma \in Straces(s)$: *out* (i after σ) \subseteq *out* (s after σ)





ioco 🥥

[Jan Tretmans].

ioco-conformance (c)

i ioco s =_{def} $\forall \sigma \in Straces(s)$: *out* (i after σ) \subseteq *out* (s after σ)



ioco-conformance (d)

i ioco s =_{def} $\forall \sigma \in Straces(s)$: *out* (i after σ) \subseteq *out* (s after σ)



52 / 124

Test Generation Algorithm

Objective: To generate a test case t(S) from a transition system specification.

// Here S is a set of states (initially $S = \{s_0\}$)

Algorithm

Apply the following steps recursively, non-deterministically



Test Generation Example

Equation solver for $y^2 = x$



To cope with non-deterministic behaviour, tests are not linear traces, but trees



Test Execution Examples



Validity of Test Generation

For every test t generated with the algorithm:

Soundness :

- t will never fail with correct implementation

i ioco s implies i passes t

or: i fails t implies i not(ioco) s

Exhaustiveness :

each incorrect implementation can be detected
 with a generated test t

i igeo s implies 3t : i fails t

LTS Testing: The TorX Tool

- On-the-fly test generation and test execution
- Implementation relation: ioco
- Specification languages: LOTOS and Promela



TorX Tool Architecture

Concentrate on on-the-fly testing



to explore the transition-graph of the specification and to provide, for a given state, the set of transitions that are enabled in this state



specification

implementation





TorX Screenshot

TorX 1.2.0: Config: conf.jan.prom	
Eile Mutants	Message Sequence Chart: conf.jan.prom
(Re)Start Stop Kill Mode: 🔶 Manual 💠 Auto, 💊 AutoTrace, Depth: 🗌	iut udp2 udp0 cf1
Path	
14 output(): (Quiescense) 15 input(udp2): from_lower ! PDU_JOIN ! 103 ! 52 ! 2 ! 1 16 output(udp2): to_lower ! PDU_ANSWER ! 102 ! 52 ! 1 ! 2 17 output(): (Quiescense)	from_lower ! PDU_JOIN ! 103 ! 51 ! 2 ! 1 (Quiescense) from_lower ! PDU_LEAVE ! 102 ! 52 ! 0 ! 1
<u>ال</u>	from_upper ! JDIW ! 102 ! 52
Current state offers:	from_lower ! PDU_DATA ! 21 ! 32 ! 2 ! 1
Inputs: Out	to_lower ! PDU_JOIN ! 102 ! 52 ! 1 ! 2
from_upper I DREQ ! var_byte ! var_byte from lower I PDI . JOIN ! var_byte ! var_byte	to_lower ! PDU_JOIN ! 102 ! 52 ! 1 ! 0
from_lower ! PDU_DATA ! var_byte ! var_byte ! var_byt	from_lower ! PDU_DATA ! 21 ! 34 ! 0 ! 1
from_lower ! PDU_LEAVE ! var_byte ! var_byte ! var_by	to_lower ! PDU_JOIN ! 102 ! 52 ! 1 ! 2
Selected Input Random Input Random	to_lower ! PDU_JOIN ! 102 ! 52 ! 1 ! 0
Use Trace:	(Quiescense)
	from_upper ! DREQ ! 21 ! 31
Verdict:	(Quiescense)
IUT Stderr: Debug: cf_rt.c: Joining sender is not a partner! IUT Stderr: Debug: cf_rt.c: Create a rtst answer unit!	from_l <mark>ower ! PDU_JOIN ! 103 ! 52 !</mark> 2 ! 1
IUT Stderr: Debug: cf_rt.c: Send the intst answer unit!	to_lower ! PDU_ANSWER ! 102 ! 52 1 ! 2
IUT Stder: Debug: of_stc: answer: Add 'rtst' user to partner!	(Quiescense)
IUT Stderr: Debug: cf_st.c: Construct answer pdu!	
IUT Stderr: Debug: ct_st.c: Send answer-pdu! IUT Stderr: Debug: mc_st.c: Sending ANSWER-pdu (21 bytes) to user 3	
5	
Clear Log Save Log to File	Save in: msc-1.ps Close



The Conference Protocol Experiment

- Initiated for test tool evaluation and comparison
- Based on really testing different implementations
- Simple, yet realistic protocol
- Specifications in LOTOS, Promela, SDL, EFSM, ...
- 28 different implementations in C
 - one of them (assumed-to-be) correct
 - others manually derived mutants a single error is injected deliberately
- http://fmt.cs.utwente.nl/ConfCase

errors:

- no outputs
- no internal checks
- no internal updates

The Conference Protocol



CEP: Conference Protocol Entity UDP: User Datagram Protocol

Abstract Test Architecture



SUT: System Under Test (i.e., SUT = IUT + test context)

Conference Protocol: Concrete Test Architecture



CPE: Conference Protocol Entity C-SAP: Conference Service Access Point U-SAP: UDP Service Access Point UT-PCO: Upper Tester Point of Control and Observation LT-PCO: Lower Tester Point of Control and Observation

Indirect access to IAP via the UDP layer

Test Results

mu-	LOTOS		Promela		SDL				
tant	verdict steps		verdict	verdict steps		verdict	steps		
nr.		min	\max		\min	\max		min	
'correct' implementation									
0	pass	-	-	pass	-	-	pass	-	
Incorrect Implementations – No outputs									
1	fail	37	66	fail	9	51	pass	-	
2	fail	21	37	fail	6	116	timeout	7	
3	fail	63	78	fail	24	498	timeout	7	
4	fail	65	68	fail	20	83	timeout	7	
5	fail	11	17	fail	2	10	timeout	7	
6	fail	31	192	fail	14	81	timeout	7	
	Ince	orrect I	mplem	entations	– No ir	n ternal	checks		
7	fail	57	126	fail	31	392	timeout	12	
8	fail	31	37	fail	38	200	pass	-	
9	pass	-	-	pass	-	-	timeout	12	
10	pass	-	-	pass	-	-	pass	-	
	Inco	rrect In	npleme	ntations -	- No in	ternal	updates		
11	fail	26	126	fail	29	143	timeout	12	
12	fail	21	44	fail	6	127	timeout	7	
13	fail	21	45	fail	6	19	timeout	7	
14	fail	57	76	fail	28	146	fail	7	
15	fail	207	304	fail	19	142	fail	17	
16	fail	40	208	fail	25	83	fail	25	
17	fail	35	198	fail	9	46	timeout	8	
18	fail	31	238	fail	12	121	timeout	7	
19	fail	29	467	fail	9	165	pass	-	
20	fail	57	166	fail	33	142	timeout	7	
21	fail	63	178	fail	15	219	fail	7	
22	fail	57	166	fail	31	144	timeout	7	
23	fail	21	35	fail	5	33	fail	7	
24	fail	69	126	fail	31	127	Dass	-	
25	fail	37	55	fail	7	51	timeout	7	
26	fail	66	91	fail	24	235	pass	-	
27	fail	46	210	fail	23	139	fail	17	
									12

The Conference Protocol Experiments

Reported experiments:

- TorX LOTOS, Promela: on-the-fly ioco testing Axel Belinfante et al., Formal Test Automation: A Simple Experiment IWTCS 12, Budapest, 1999.
- TorX statistics (with LOTOS and Promela)
 - all errors found after 2 498 test events
 - maximum length of tests : > 500,000 test events
 - 2 mutants react to PDU's from non-existent partners:
 - no explicit reaction is specified for such PDU's, so ioco-correct, and TorX does not test such behaviour

LTS Testing vs. FSM Testing

- FSM good at:
 - FSM has "more intuitive" theory
 - FSM test suite is complete
 but only w.r.t. assumption on number of states
 - FSM test theory has been around for a number (>40) of years
- FSM **bad** at:
 - Restrictions on FSM:
 - deterministic
 - completeness
 - FSM has always alternation between input and output
 - Difficult to specify interleaving in FSM
 - FSM is not compositional

Model-Based Real-time System Testing: --- The Uppaal Approach

Uppaal Tool and it's Branches for Testing

- Uppaal is an integrated tool environment for modeling, simulation and verification of real-time systems modeled as networks of timed automata, extended with data types.
- Uppaal's branches for testing:
 Uppaal-TRON
 Uppaal-Cover
 Uppaal-Cover
 Uppaal con Testing Real time systems ON INF

Real-time Model-Based Testing



Timed System Testing

- Model:
 - Timed Input-Output Labelled Transition System (Timed IOLTS)
- Conformance relation:
 - Timed Input-Output Conformance (Timed ioco)
Timed IOLTS by Example

- Given a timed automaton:
 - location: {|₀, |₁, |₂, |₃}
 - actions:
 - {coin?, req?} --- input actions
 - {thinCof!, strongCof!} --- output actions
 - clock: {x}
- Semantic state:
 - e.g.: (l₀, x=0), (l₀, x=2), (l₁, x=4)
- Semantic transition:
 - e.g.: $(I_0, x=0) delay(2) (I_0, x=2),$ $(I_0, x=2) - coin? - (I_1, x=0),$

 \rightarrow Such a transition system is a timed IOLTS

- as semantic interpretation of TA
- yypically infinite transition systems (because clocks are real variables)



Timed Conformance: tioco

- $x \ge 1$ $x \ge 3$ Derived from Tretman's ioco ٠ thinCofl strongCofl coin? (=0 Let I, S be two timed IOLTS's, P a set of states ٠ x<=5 x>=3 - TTr(P): the set of timed traces from a state in P req? rea? x=0 <=0 • eg.: σ = coin?.5.req?.2.thinCoffee!.9.coin? - Out(P after σ) = possible outputs and delays after σ Ιz • eq. out ({l₂,x=1}): {thinCoffee, 0...2} x<=3
- I tioco $S =_{def}$
 - $\forall \sigma \in \mathsf{TTr}(S)$: $\mathsf{Out}(\mathsf{I} \text{ after } \sigma) \subseteq \mathsf{Out}(\mathsf{S} \text{ after } \sigma)$, or
 - $TTr(i_0) \subseteq TTr(s_0)$, where i_0 and s_0 are the initial states of I and S respectively
- Intuition ٠
 - IUT can accept all inputs for SPEC (and perhaps some other inputs)
 - if IUT ever produces an output as required by SPEC, it should be produced in time
 - but IUT is not allowed to produce any illegal output (w.r.t. SPEC) -

See also [Krichen&Tripakis, Khoumsi]

x<=5









Now, Back to Timed Coffee Machine



Example Traces

c?.2.r?.2.weakC
c?.5.r?.4.strongC
I1 rt-ioco S

c?.2.r?.2.weakC
c?.5.r?.7
I2 rt/oco S

Essence of "Timed ioco"?



80 / 124

Explicit Environment Modelling

Recall that in "ioco" conformance...

- I tioco S =_{def} $\forall \sigma \in TTr(S)$: Out(I after σ) \subseteq Out(S after σ), or $TTr(i_0) \subseteq TTr(s_0)$, where i_0 and s_0 are the initial states of I and S respectively
- Note that: •
 - TTr(S) is a very big (infinite) set
 - We are usually interested in only a small portion of the behavior
- A solution:
 - To explicitly model the environment that the IUT will be operated in

The Environment "Universe"



Sample Cooling Controller

IUT-model

Env-model



When T is high (low) switch on (off) cooling within r secs.
When T is medium cooling may be either on or off (impl. freedom)

Environment Modelling Temp.





or

•I rt-ioco_E S iff TTr(I) \cap TTr(E) \subseteq TTr(S) \cap TTr(E) // input enabled

•Intuition: for all assumed environment behaviors, the IUT

never produces illegal output, and

• if ever produces required output, then produces it in time See also [Larsen 04 FATES]

Off-line and On-line Testing





Model-Based Off-line Testing of Timed Systems

Automated Model-Based Off-line Conformance testing



Does the **behavior** of the (**black-box**) implementation *comply* to that of the specification?

Touch-sensitive Light Controller



Infinitely many sequences!!!!!!

1000 · grasp! · 517 · starthold? · 100 · release! · endhold? · PASS

0.grasp!·317.release!·touch?·2¹/₂.grasp!·220.release!·touch?·PASS

0.grasp!.210.release!.touch?.PASS

EXAMPLE test cases for **Interface**



arasp?

Interface



Test Selection?

- Infinitely many sequences...
- But testing practice should definitely be finite
- To select finitely many out from an infinitely large pool
 - Test coverage criteria
 - Test purposes

Test Generation by Model-Checking



testConnectionEst.trc

• Use diagnostic trace as test case??!!

Controllable Timed Automata

· "DOUTA"-Model

- Deterministic: two transitions with same input/output leads to the same state
- Output-Urgent: enabled outputs will occur immediately
- Isolated Outputs: if an output is enabled, no other output is enabled
- Input-Enabled: all inputs can always be accepted

A DOUTA Timed Automaton

Deterministic, Output-Urgent, Isolated Outputs, Input-Enabled





WANT: if touch is issued twice quickly then the light will get brighter; otherwise the light is turned off.

Without Test Purpose



0.grasp!.210.release!.touch?.PASS

 $0 \cdot grasp! \cdot 317 \cdot release! \cdot touch? \cdot 2^{\frac{1}{2}} \cdot grasp! \cdot 220 \cdot release! \cdot touch? \cdot PASS$

1000 · grasp! · 517 · starthold? · 100 · release! · endhold? · PASS

Infinitely many sequences!!!!!!

Test Purpose #1

Test Purpose: A specific test objective (or observation) the tester wants to make on SUT



TP1: Check that the light can become bright:

E<> L==10

•*Shortest* (and *fastest*) Test:

out(IGrasp);silence(500);in(OSetLevel,0);silence(1000); in(OSetLevel,1);silence(1000);in(OSetLevel,2); silence(1000); in(OSetLevel,3);silence(1000);in(OSetLevel,4);silence(1000); in(OSetLevel,5);silence(1000);in(OSetLevel,6);silence(1000); in(OSetLevel,7);silence(1000);in(OSetLevel,8);silence(1000); in(OSetLevel,9);silence(1000);in(OSetLevel,10); out(IRelease);





Test Purpose <u>#3</u>

TP3: Check that controller resets light level to previous value after switch-on.

E<> Purpose3.goal



```
out(IGrasp);
               //set level to 5
silence(500);
in(OSetLevel,0);
silence(1000);
in(OSetLevel,1);
silence(1000);
in(OSetLevel,2);
silence(1000);
in(OSetLevel,3);
silence(1000);
in(OSetLevel,4);
silence(1000);
in(OSetLevel,5);
out(IRelease);
out(IGrasp);
               //touch To Off
silence(200);
out(IRelease);
in(OSetLevel,0);
out(IGrasp);
               //touch To On
silence(200);
out(IRelease);
in(OSetLevel,5);
silence(2000);
```

Coverage-Based Test Generation

- Multi purpose testing
- Cover measurement
- Examples:
 - Location coverage,
 - Edge coverage,
 - Definition/use pair coverage



Location Coverage

- Multi purpose testing
- Cover measurement
- Examples:
 - Location coverage,
 - Edge coverage,
 - Definition/use pair coverage



Edge Coverage

- Multi purpose testing
- Cover measurement
- Examples:
 - Location coverage,
 - Edge coverage,
 - Definition/use pair coverage



Definition/Use Pair Coverage

- Multi purpose testing
- Cover measurement
- Examples:
 - Location Coverage,
 - Edge Coverage,
 - Definition/Use Pair Coverage



Implementing Location Coverage

- Test sequence traversing all locations
- Encoding:
 - Enumerate locations $l_0, ..., l_n$
 - Add an auxiliary variable $\mathtt{l}_{\mathtt{i}}$ for each location
 - Label each ingoing edge to location i with $l_i:=true$
 - Mark initial visited $l_0:=true$
- Check: E<>(l_0 =true $\land \dots \land l_n$ =true)





Implementing Edge Coverage

- Test sequence traversing all edges
- Encoding:
 - Enumerate edges e_0, \dots, e_n
 - Add auxiliary variable e_i for each edge
 - Label each edge e_i :=true
- Check: E<>(e_0 =true $\land \dots \land e_n$ =true)



Model-Based On-line Testing of Timed Systems

Automied Model-Based Off-line Recall... Conformance testing



Does the **behavior** of the (**black-box**) implementation *comply* to that of the specification?

Automated Model-Based On-line Conformance testing



108 / 124
The Framework of Uppaal-TRON

• UppAal Timed Automata Network: Env || IUT



- •Efficient symbolic reachability algorithms
- Uppaal-TRON: Testing Real-time Systems ONline
- •Release 1.4 <u>http://www.cs.aau.dk/~marius/tron/</u>

On-line Testing

- Characteristica
 - very imaginative, "ingenious" tests sequences
 - long test sequences
 - stressful load
 - effective fault detection
- Tools exists but mostly NON-real-time
 - So-far systematic and explicit handling of real-time constraints missing

State-set Computation

- Compute all potential states the model can occupy after the timed trace ε_{0} , i_{0} , ε_{1} , o_{1} , ε_{2} , i_{2} , o_{2} ,...
- Let Z be a set of states

Z after *a*: possible states after *a* (and τ^*)



{ $\langle I_0, x=3 \rangle$ } **after** *a* = { $\langle I_2, x=3 \rangle$, $\langle I_4, x=3 \rangle$, $\langle I_3, x=0 \rangle$ }

Z after ε :possible states after τ^* and ε_i , totaling a delay of ε



{
$$\langle I_0, x=0 \rangle$$
} after 4 = { $\langle I_0, x=4 \rangle$, $\langle I_1, 0 \le x \le 4 \rangle$ }

$$\langle I_0, x=0 \rangle \xrightarrow{1} \langle I_0, x=1 \rangle \xrightarrow{\tau} \langle I_1, x=0 \rangle \xrightarrow{3} \langle I_1, x=3 \rangle$$

$$(I_1, x=3) \xrightarrow{111/124}$$

Algorithm Idea: State-set tracking

- Dynamically compute all potential states that the model M can reach after the timed trace $\varepsilon_{0}, i_{0}, \varepsilon_{1}, o_{1}, \varepsilon_{2}, i_{2}, o_{2}, \dots$
- $Z = M \text{ after } (\varepsilon_0, i_0, \varepsilon_1, o_1, \varepsilon_2, i_2, o_2)$
- If Z= Ø then IUT has made a computation not in model: FAIL
- *i* is a relevant input in Env if $f \in EnvOutput(Z)$

Uppaal-TRON On-line Testing Algorithm (skeleton)

Algorithm *TestGenExe* (*S*, *E*, *IUT*, *T*) **returns** {**pass**, **fail**} $Z := \{(s0, e0)\}.$ while $Z \neq \emptyset \land \#$ iterations $\leq T$ do either randomly: 1. // offer an input if $EnvOutput(Z) \neq \emptyset$ randomly choose $i \in EnvOutput(Z)$ send i to IUT 7 := 7 After i 2. // wait d for an output randomly choose d \in *Delays(Z)* **wait** (for d time units or output o at $d' \le d$) if o occurred then Z := Z After d $Z := Z After o // may become Ø (\Rightarrow fail)$ else Z := Z After d // no output within d delay 3. restart: $Z := \{(s0, e0)\}, reset IUT //reset and restart$ if $Z = \emptyset$ then return fail else return pass

On-line Testing Example



Tools for Model-Based Testing

Academic MBT Tools

Tool name	Tool provider	Modeling notation	Testing method	Short description
Lutess		Lustre		
Lurette		Lustre		
GATeL		Lustre	CLP	
Autofocus		Autofocus	CLP	
Conformance Kit		EFSM	FSM	
Phact		EFSM	FSM	
TVEDA		SDL, Estelle	FSM	
AsmL		AsmL	FSM?	

Academic MBT Tools (cont'd)

Tool name	Tool provider	Modeling notation	Testing method	Short description
Cooper		LTS (Basic LOTOS)	LTS	
TGV	Irisa and Verimag, France	LTS-API (LOTOS, SDL, UML)	LTS	
TorX	Twente University	LTS (LOTOS, Promela, FSP)	LTS	
STG	Irisa, France	NTIF	LTS	
AGEDIS		UML/AML	LTS	
Uppaal Tron	Aalborg University	ТА	TLTS	
Uppaal Cover	Uppsala University	ТА	TLTS	

Commercial MBT Tools

Tool name	Tool type	Manufacturer	Web link	Modeling notation	Short description
AETG	1	Telcordia Technologies	aetgweb.argreenhou se.com	Model of input data domain	The AETG Web Service generates pairwise test cases.
Case Maker	1	Diaz & Hilterscheid Unternehmensb eratung GmbH	www.casemakerinter national.com	Model of input data domain	CaseMaker uses the Pairwise method to compute test cases from input parameter domain specifications and constraints specified by business rules.
Conformiq Test Generator	3	Conformiq	www.conformiq.com	UML Statecharts	In Conformiq Test Generator, UML statecharts constitute a high-level graphical test script. Conformiq Test Generator is capable of selecting from the statechart models a large amount of test case variants and of executing them against tested systems.
CTesK, JTesK	3	UniTESK	www.unitesk.com	Pre-Post extensions of programming languages	UniTESK technology is a technology of software testing based on formal specifications. Specifications are written using specialized extensions of traditional programming languages. CTesK and JTesK can use a formal representation of requirements as a source of test development.
LEIRIOS Test Generator - LTG/B	3	LEIRIOS Technologies	www.leirios.com	B notation	LTG/B generates test cases and executable test scripts from a B model. It supports requirements traceability.
LEIRIOS Test Generator - LTG/UML	3	LEIRIOS Technologies	www.leirios.com	UML 2.0	LTG/UML generates test cases and executable test scripts from a UML 2.0 model. It supports requirements raceability.
MaTeLo	2	All4Tec	www.all4tec.net	Model usage editor using Markov chain	MaTeLo is based on Statistical Usage Testing and generates test caes from a usage model of the system under test.
Qtronic	3	Conformiq	www.conformiq.com		Qtronic derives tests from a design model of the system under test. This tool supports multi-threaded and concurrent models, timing constraints, and testing of nondeterministic systems.

Legend for Tool Type Column:

Category 1: Generation of Test Input Data from a Domain Model

Category 2: Generation of Test Cases from a Model of the Environment

Category 3: Generation of Test Cases with Oracles from a Behavioral Model

Category 4: Generation of Test Scripts from Abstract Tests

Commercial MBT Tools (cont'd)

Tool name	Tool type	Manufactur er	Web link	Modeling notation	Short description
Rave	3	T-VEC	www.t-vec.com	Tabular notation	Rave generates test cases from a tabular model. The test cases are then transformed into test drivers.
Reactis	3	Reactive Systems	www.reactive- systems.com	Mathlab, Simulink, Stateflow	Reactis generates tests from Simulink and Stateflow models. This tool targets embedded control software.
SmartTest	1	Smartware Technologie s	www.smartwaretech nologies.com/smartt estprod.htm	Model of input data domain	The SmartTest test case generation engine uses pairwise techniques.
Statemate Automatic Test Generator / Rhapsody Automatic Test Generator (ATG)	3	i-Logix	www.Ilogix.com	Statemate Statcharts and UML State Machine	ATG is a module of Telelogic(I-Logix) Statemate and Rhapsody products. It allows test case generation from a statechart model of the System.
TAU Tester	4	Telelogic	www.telelogic.com/p roducts/tau/tester/ index.cfm	TTCN-3	An integrated test development and execution environment for TTCN-3 tests
Test Cover	1	Testcover.c om	www.testcover.com	Model of input data domain	The Testcover.com Web Service generates test cases from a model of domain requirements. It uses pairwise techniques.
T-Vec Tester for Simulink - T-Vec Tester for MATRIX×	3	T-Vec	www.t-vec.com	Simulink and MATRIXx	Generates test vectors and test sequences, verifying them in autogenerated code and in the modeling tool simulator.
ZigmaTEST Tools	3	ATS	www.atssoft.com/pr oducts/testingtool.h tm	Finite State Machine	ZigmaTEST uses an FSM-based test engine that can generate a test sequence to cover state machine transitions.

Legend for Tool Type Column:

Category 1: Generation of Test Input Data from a Domain Model

Category 2: Generation of Test Cases from a Model of the Environment

Category 3: Generation of Test Cases with Oracles from a Behavioral Model

Category 4: Generation of Test Scripts from Abstract Tests



Benefits of Model-Based Testing

Automated testing full automation : test generation + execution + analysis
 Early testing design errors found during validation of model
 Systematic and rigorous testing

model is precise and unambiguous basis for testing

longer, cheaper, more flexible, and provably correct tests



Obstacles to Model-Based Testing

- Comfort factor
 - This is not your parents' test automation
- Skill sets
 - Need testers who can design
- Expectations
 - Models can be a significant upfront investment
 - Will never catch all the bugs
- Metrics
 - Bad metrics: bug counts, number of test cases
 - Better metrics: spec coverage, code coverage

Main Readings

- Gerard J. Holzmann. Design and Validation of Computer Protocols, Chapter 9 "Conformance Testing"
- Jan Tretmans. Testing Concurrent System a Formal Approach. In Proc. 10th Int'l Conf. on Concurrency Theory (CONCUR'99), Eindhoven, The Netherlands, August 1999, LNCS 1664. (http://www.springerlink.com/content/jf8b4tewecjlwrrq/)
- Anders Hessel, Kim Guldstrand Larsen, Marius Mikucionis, Brian Nielsen, Paul Pettersson, and Arne Skou. Formal Methods and Testing, chapter "Automated Model-Based Conformance Testing of Real-Time Systems". Springer-Verlag, 2006.

Further Readings

Model-based testing website:

www.model-based-testing.org

- Books:
 - "Practical Model-Based Testing: A Tools Approach" by Mark Utting and Bruno Legeard, Morgan-Kaufmann, 2007.
 - "Model-Based Testing of Reactive Systems", Advanced Lectures edited by M. Broy et al., LNCS 3472, Springer, 2005.
 - "Black-Box Testing : Techniques for Functional Testing of Software and Systems" by Boris Beizer
 - "Testing Object-Oriented Systems: Models, Patterns, and Tools" by Robert Binder
 - "Software Testing: A Craftsman's Approach" by Paul Jorgensen





